Diseño de compuertas lógicas cuaternarias CMOS en modo voltaje

Simple item page
dc.contributor.advisorDuarte Gonzáles, Mario Enrriquespa
dc.contributor.authorGalindo Rodríguez, María Joséspa
dc.date.accessioned2021-03-02T14:20:56Z
dc.date.available2021-03-02T14:20:56Z
dc.date.issued2020-07-21spa
dc.description.abstractAlgebra of multiple logical values emerged as a solution to the problems present in binary circuits (2 logical levels): misuse of area and power in digital integrated circuits. Among the possible alternatives, several proposals for quaternary algebras (4 logical levels) have been presented, together with their corresponding logical operators (gates); which have been designed and implemented in both current and voltage modes, using CMOS technology. The best configuration for logic gates is in voltage mode because there is less power dissipation, as reported in the literature. In this work, a design was proposed for the circuits of the quaternary gates implementing CMOS technology in voltage mode with a smaller required area than the gates reported in recent works, the correct operation of the circuits was verified using the CADENCE Virtuoso program, as well as, the electrical characteristics: slew rate and power, by means of simulation. Finally, to evaluate the correct operation of the circuits, a quaternary demultiplexer was designed, built and simulated with the same tool.eng
dc.description.abstractEl álgebra de múltiples valores lógicos surgió como una solución a los problemas presentes en los circuitos binarios (2 niveles lógicos): mal uso de área y potencia en circuitos integrados digitales. Entre las posibles alternativas se han presentado varias propuestas de álgebras cuaternarias (4 niveles lógicos), junto con sus correspondientes operadores (compuertas) lógicos; los cuales han sido diseñadas e implementadas tanto en modo corriente como en modo voltaje, utilizando tecnología CMOS. La mejor configuración para la compuertas lógicas es en modo voltaje debido que hay una menor disipación de potencia, tal como se ha reportado en la literatura. En este trabajo, se propuso un diseño para los circuitos de las compuertas cuaternarias implementando tecnología CMOS en modo voltaje con área requerida menor que las compuertas reportadas en trabajos recientes, se verificó el correcto funcionamiento de los circuito utilizando el programa CADENCE Virtuoso, así como, las características eléctricas: slew rate y potencia, por medio de simulación. Por último, para evaluar el funcionamiento correcto de los circuitos se diseñó, construyó y simuló con la misma herramienta un demultiplexor cuaternario.spa
dc.description.degreelevelPregradospa
dc.description.degreenameIngeniero(a) Electrónico(a)spa
dc.description.funderCosto total del proyecto $3’503.182. Financiación propia $1’635.000. Financiación UAN $980.000es_ES
dc.description.notesPresencialspa
dc.description.sponsorshipOtrospa
dc.identifier.bibliographicCitationPhD W. Merlijn van Spengen. High voltage amplifiers: how fast are they really?, March2016.spa
dc.identifier.bibliographicCitationWikipedia. Puerta not — wikipedia, la enciclopedia libre, 2020. [Internet; descargado 16-julio-2020].spa
dc.identifier.bibliographicCitationME Romero Romero, E Mazina Martins, DCA Arigoni, A de M Nogueira, and ME Duarte-González. Voltage cmos quaternary gates for digital designs. In 2019 IEEE 10th Latin American Symposium on Circuits & Systems (LASCAS), pages 13–16. IEEE, 2019.spa
dc.identifier.bibliographicCitationShweta S Dawley and Pradnya A Gajbhiye. Design and comparative analysis of binary and quaternary logic circuits. In 2016 World Conference on Futuristic Trends in Research and Innovation for Social Welfare (Startup Conclave), pages 1–6. IEEE, 2016.spa
dc.identifier.bibliographicCitationClaude Elwood Shannon. A mathematical theory of communication. Bell system technical journal, 27(3):379–423, 1948.spa
dc.identifier.bibliographicCitationMilton ER Romero, Evandro M Martins, and Ricardo R Santos. Multiple valued logic algebra for the synthesis of digital circuits. In 2009 39th International Symposium on Multiple-Valued Logic, pages 262–267. IEEE, 2009.spa
dc.identifier.bibliographicCitationMilton Ernesto Romero, Evandro Mazina Martins, Ricardo Ribeiro dos Santos, and Mario Enrique Duarte González. Universal set of cmos gates for the synthesis of multiple valued logic digital circuits. IEEE Transactions on Circuits and Systems I: Regular Papers, 61(3):736–749, 2013.spa
dc.identifier.bibliographicCitationRicardo Cunha G da Silva, Henri Boudinov, and Luigi Carro. A novel voltage-mode cmos quaternary logic design. IEEE Transactions on Electron devices, 53(6):1480–1483, 2006.spa
dc.identifier.bibliographicCitationN. K. Naware, D. S. Khurge, and S. U. Bhandari. Review of quaternary algebra its logic circuits. In 2015 International Conference on Computing Communication Control and Automation, pages 969–973, 2015.spa
dc.identifier.bibliographicCitationD. P. Borkute, P. Patel, and P. K. Dakhole. Delay performance and implementation of quaternary logic circuits. In 2015 International Conference on Computing Communication Control and Automation, pages 1008–1012, 2015.spa
dc.identifier.bibliographicCitationA. Sheikholeslami, R. Yoshimura, and P. G. Gulak. Look-up tables (luts) for multiplevalued, combinational logic. In Proceedings. 1998 28th IEEE International Symposium on Multiple- Valued Logic (Cat. No.98CB36138), pages 264–269, 1998.spa
dc.identifier.bibliographicCitationT. Hanyu, A. Mochizuki, and M. Kameyama. Multiple-valued dynamic source-coupled logic. In 33rd International Symposium on Multiple-Valued Logic, 2003. Proceedings., pages 207–212, 2003.spa
dc.identifier.bibliographicCitationZ. Zilic and Z. G. Vranesic. Multiple-valued logic in fpgas. In Proceedings of 36th Midwest Symposium on Circuits and Systems, pages 1553–1556 vol.2, 1993.spa
dc.identifier.bibliographicCitationM. H. A. Khan. Quaternary quantum algorithm for determining properties of quaternary logic function. In 14th International Conference on Computer and Information Technology (ICCIT 2011), pages 1–5, 2011.spa
dc.identifier.bibliographicCitationM. H. A. Khan. Synthesis of incompletely specified multi-output quaternary function using quaternary quantum gates. In 2007 10th international conference on computer and information technology, pages 1–6, 2007.spa
dc.identifier.bibliographicCitationK. M. Ishtiak, Safayat-Al-Imam, and N. A. Mahmud. Design and embodiment of larger quaternary multiplexer and demultiplexer. In 2014 International Conference on Electrical Engineering and Information Communication Technology, pages 1–5, 2014.spa
dc.identifier.bibliographicCitationS. Hajare and P. Dakhole. Design of adders with quaternary logic. In 2015 International Conference on Industrial Instrumentation and Control (ICIC), pages 599–601, 2015.spa
dc.identifier.bibliographicCitationM. S. E. Sendi, A. Khorami, S. Kananian, M. Sharifkhani, and A. M. Sodagar. Lowpower cmos voltage-mode quaternary latched comparator. In 2015 23rd Iranian Conference on Electrical Engineering, pages 1083–1088, 2015.spa
dc.identifier.bibliographicCitationM. S. E. Sendi, M. Sharifkhani, and A. M. Sodagar. Cmos-compatible structure for voltage-mode multiple-valued logic circuits. In 2011 18th IEEE International Conference on Electronics, Circuits, and Systems, pages 438–441, 2011.spa
dc.identifier.bibliographicCitationWu Haixia, Zhong Shunan, Sun Zhentao, Qu Xiaonan, and Chen Yueyang. Design of low-power quaternary flip-flop based on dynamic source-coupled logic. In 2011 International Conference on Electronics, Communications and Control (ICECC), pages 826–828. IEEE, 2011.spa
dc.identifier.bibliographicCitationEvandro Mazina Martins and Milton Ernesto Romero Romero. Voltage mode multiple valued analog to quaternary mapping. IEEE Latin America Transactions, 16(3):792– 798, 2018.spa
dc.identifier.bibliographicCitationMohammad S Eslampanah Sendi, Mohammad Sharifkhani, and Amir M Sodagar. Cmoscompatible structure for voltage-mode multiple-valued logic circuits. In 2011 18th IEEE International Conference on Electronics, Circuits, and Systems, pages 438–441. IEEE, 2011.spa
dc.identifier.bibliographicCitationEnrique Mandado Pérez, Enrique Mandado, and Yago Mandado. Sistemas electrónicos digitales. Marcombo, 2007.spa
dc.identifier.bibliographicCitationWikipedia. Electrónica digital — wikipedia, la enciclopedia libre, 2019. [Internet; descargado 27-junio-2020].spa
dc.identifier.bibliographicCitationWikipedia. Circuito digital — wikipedia, la enciclopedia libre, 2020. [Internet; descargado 12-julio-2020].spa
dc.identifier.bibliographicCitationWikipedia. Código binario — wikipedia, la enciclopedia libre, 2020. [Internet; descargado 27-junio-2020].spa
dc.identifier.bibliographicCitationWikipedia. Algebra de boole — wikipedia, la enciclopedia libre, 2020. [Internet; descargado 27-junio-2020].spa
dc.identifier.bibliographicCitationMARIO ENRIQUE DUARTE GONZALEZ. Projeto e implementaC ,Ao dos operadores lógicos para a Álgebra de múltiplos valores. Master’s thesis, UNIVERSIDADE ´ FEDERAL DE MATO GROSSO DO SUL, 2011.spa
dc.identifier.bibliographicCitationG. Prasad and R. Kusuma. Statistical (m-c) and static noise margin analysis of the sram cells. In 2013 Students Conference on Engineering and Systems (SCES), page 1, 2013.spa
dc.identifier.instnameinstname:Universidad Antonio Nariñospa
dc.identifier.reponamereponame:Repositorio Institucional UANspa
dc.identifier.repourlrepourl:https://repositorio.uan.edu.co/spa
dc.identifier.urihttp://repositorio.uan.edu.co/handle/123456789/2213
dc.language.isospaspa
dc.publisherUniversidad Antonio Nariñospa
dc.publisher.campusBogotá - Surspa
dc.publisher.facultyFacultad de Ingeniería Mecánica, Electrónica y Biomédicaspa
dc.publisher.programIngeniería Electrónicaspa
dc.rightsAcceso abierto
dc.rights.accessrightsinfo:eu-repo/semantics/openAccessspa
dc.rights.coarhttp://purl.org/coar/access_right/c_abf2spa
dc.rights.licenseAttribution-NonCommercial-NoDerivatives 4.0 International (CC BY-NC-ND 4.0)spa
dc.rights.urihttps://creativecommons.org/licenses/by-nc-nd/4.0/spa
dc.subjectAlgebra de multiples valores lógicos.es_ES
dc.subject.keywordAlgebra of multiple logical values.es_ES
dc.titleDiseño de compuertas lógicas cuaternarias CMOS en modo voltajees_ES
dc.typeTrabajo de grado (Pregrado y/o Especialización)spa
dc.type.coarhttp://purl.org/coar/resource_type/c_7a1fspa
dc.type.coarversionhttp://purl.org/coar/version/c_970fb48d4fbd8a85
dc.type.versioninfo:eu-repo/semantics/acceptedVersionspa
Files
Original bundle
Now showing 1 - 2 of 2
thumbnail.default.alt
Name:
2020AutorizacióndeAutores.jpg
Size:
884.72 KB
Format:
Joint Photographic Experts Group/JPEG File Interchange Format (JFIF)
Description:
Autorización de autores.
Thumbnail Image
Name:
2020MariaJoseGalindoRodriguez.pdf
Size:
1.03 MB
Format:
Adobe Portable Document Format
Description:
Trabajo de grado.
Download
License bundle
Now showing 1 - 1 of 1
thumbnail.default.alt
Name:
license.txt
Size:
2.65 KB
Format:
Item-specific license agreed upon to submission
Description:
Download
Collections
Ingeniería mecánica